## **AMENDMENTS TO THE CLAIMS**

(Currently Amended) An interconnect structure, comprising:

 a plurality of interconnected nodes, including distinct nodes A and E a first
 node and a second node;

the <u>first</u> node [[A]] having a plurality of data input ports, a plurality of data output ports, and a control signal input port; and

the <u>second</u> node [[E]] having a plurality of data input ports, a plurality of data output ports, and a control signal output port; and

a routing logic associated with the nodes, the routing logic for routing data selectively among the interconnected nodes;

the <u>first and second</u> nodes A-and E being positioned in the interconnect structure so that <u>the first</u> node [[A]] cannot route data to the <u>second</u> node [[E]], the <u>second</u> node [[E]] cannot route data to the <u>first</u> node [[A]], and no node exists in the interconnect structure that can have data routed directly to it from both the <u>first</u> node [[A]] and the <u>second</u> node [[E]]; and

a logic included as part of said routing logic and associated with the <u>first</u> node [[A]] that uses information concerning routing of data through the <u>second</u> node [[E]] to route data through the <u>first</u> node; [[A]]

wherein at least one of the plurality of nodes is adapted to simultaneously receive a plurality of messages.

2. (Currently Amended) An interconnect structure in accordance with Claim 1 wherein:

the plurality of interconnected nodes includes a <u>third</u> node [[F]] distinct from the <u>first and second</u> nodes A and E, the <u>third</u> node [[F]] having a plurality of data input ports, a plurality of data output ports, and a control signal output port; and

the <u>first and third</u> nodes A and F are positioned in the interconnect structure so that the <u>first</u> node [[A]] cannot route data to the <u>third</u> node [[F]], the <u>third</u> node [[F]] cannot route data through the <u>first</u> node [[A]], and no node exists in the interconnect structure that can receive data directly routed both from the <u>first</u> node [[A]] and the <u>third</u> node [[F]]; and

the logic associated with the <u>first</u> node [[A]] uses information concerning routing of data through the <u>third</u> node [[F]] to route data through the <u>first</u> node [[A]].

3. (Currently Amended) An interconnect structure in accordance with Claim 2 wherein:

the plurality of interconnected nodes includes a <u>fourth</u> node [[B]] distinct from the <u>first, second, and third</u> nodes A, E and F, the <u>fourth</u> node [[B]] having a plurality of data input ports, a plurality of data output ports, and a control signal output port; and

a logic associated with <u>fourth</u> node [[B]] included as part of the routing logic being capable of sending a <u>first</u> control signal [[z]] to the <u>first</u> node [[A]], the <u>first</u> control signal [[z]] containing information concerning routing possibilities through the <u>fourth</u>, third and second nodes B, F and E, and the logic associated with the <u>first</u> node [[A]] for routing of data through the <u>first</u> node [[A]] depending at least in part on information concerning routing of data through the <u>fourth</u>, third and second nodes B, F and E.

4. (Currently Amended) An interconnect structure in accordance with Claim 3 wherein:

the plurality of interconnected nodes including a <u>fifth</u> node [[C]] distinct from the first, fourth, second, and third nodes A, B, E, and F, the <u>fifth</u> node [[C]] having a plurality of data input ports, and a plurality of data output ports;

the <u>fourth</u> node [[B]] sends a message to the <u>fifth</u> node [[C]];
the <u>second</u> node [[E]] sends a <u>second</u> control signal [[y]] to the <u>fourth</u> node
[[B]];

the <u>third</u> node [[F]] sends a <u>third</u> control signal [[x]] to the <u>fourth</u> node [[B]]; the logic associated with the <u>fourth</u> node [[B]] sends a non-blocking <u>first</u> control signal [[z]] to the <u>first</u> node [[A]] based on the <u>third and second</u> control signals \* and y;

the <u>first</u> node [[A]] sends a message to the <u>fifth</u> node [[C]]; and the <u>fifth</u> node [[C]] simultaneously receives messages into all of its input ports.

5. (Currently Amended) An interconnect structure comprising:
a plurality of nodes including distinct <u>first</u>, <u>second</u>, <u>and third</u> nodes A, B
and C, the <u>first and second</u> nodes A and B being both positioned to send data to the third node [[C]];

a plurality of interconnect lines selectively coupling the nodes of the interconnect structure;

a control signal carrying line connected from the <u>second</u> node [[B]] to the <u>first</u> node [[A]] for carrying control signals from the <u>second</u> node [[B]] to the <u>first</u> node [[A]]; and

a routing logic associated with the <u>second</u> node [[B]] capable of sending data to the <u>third</u> node [[C]] and sending a control signal to the <u>first</u> node [[A]] that can inform the <u>first</u> node [[A]] that the <u>first</u> node [[A]] is allowed to send a message to the <u>third</u> node [[C]];

wherein at least one of the plurality of nodes is adapted to simultaneously receive a plurality of messages.

6. (Currently Amended) An interconnect structure in accordance with Claim 5 wherein:

the third node [[C]] has a plurality of input ports; and

data from the <u>first and second</u> nodes <u>A and B</u> arrive at the <u>third</u> node [[C]] concurrently so that all [[N]] of the input ports of the <u>third</u> node [[C]] receive messages simultaneously.

7. (Currently Amended) An interconnect structure in accordance with Claim 6 wherein:

the plurality of nodes includes distinct <u>first</u>, <u>second</u>, <u>third</u>, <u>fourth</u>, <u>fifth</u>, <u>sixth</u>, <u>and seventh</u> nodes A, B, C, D, E, F and H; and

the <u>third</u> node [[C]] is capable of simultaneously sending data from the <u>first</u> node [[A]] to the <u>fourth</u> node [[D]], and capable of sending data form the <u>second</u> node [[B]] to the <u>seventh</u> node [[H]].

8. (Currently Amended) An interconnect structure in accordance with Claim 7 wherein:

the interconnect structure is hierarchical;

the first node [[A]] is on a level of the hierarchy;

the <u>second</u>, third, fourth, and fifth nodes <del>E, B, C, and D</del> are on the level of the hierarchy directly below the level of the <u>first</u> node [[A]]; and

the <u>sixth and seventh</u> nodes <del>F and H</del> are on a level of the hierarchy directly below the level of the <u>second</u> node [[B]].

9. (Currently Amended) An interconnect structure comprising:
a plurality of nodes adapted to generate control signals including the
distinct <u>first</u>, <u>second</u>, <u>and third</u> nodes A, B, <u>and C</u>, and a collection of interconnect lines
selectively coupling the nodes;

the <u>third</u> node [[C]] having a plurality of message input ports, the <u>first and second</u> nodes A and C positioned in the structure so that <u>the first node</u> [[A]] can route a data packet to <u>the third node</u> [[C]];

the <u>second and third</u> nodes <del>B and C</del> positioned in the structure so that <u>the</u> <u>second node</u> [[B]] can route a data packet to <u>the third node</u> [[C]];

the <u>first and second</u> nodes A and B positioned in the network so that <u>the second node</u> [[B]] can send a control signal to <u>the first node</u> [[A]];

a routing logic at the <u>first\_node</u> [[A]] using the control signal from <u>the second</u> node [[B]] to route messages;

the <u>second</u> node [[B]] routing a <u>first</u> message [[MB]] to <u>the third node</u> [[C]]; the <u>first</u> node A routing a <u>second</u> message [[MA]] to <u>the third node</u> [[C]] to arrive at concurrently with <u>the first message</u> [[MB]];

all input ports of the fifth node [[C]] concurrently receiving a message.

- 10. (Canceled)
- 11. (Currently Amended) An interconnect structure in accordance with claim 16, wherein said routing logic assumes that the first message [[MB]] is not blocked from using the first output port and the second message [[MA]] is not blocked from using the second output port.
- 12. (Currently Amended) An interconnect structure in accordance with claim 11, wherein said routing logic for the routing of the first and second messages MA and MB depends in part on QOS criteria.
- 13. (Currently Amended) An interconnect structure comprising:
  a plurality of interconnected nodes including the first, second, third, fourth,
  and fifth nodes A, B, C, D, and H, each of the first, second, third, fourth, and fifth nodes
  A, B, C, D and H having a plurality of input ports and a plurality of output ports, and third
  node [[C]] being positioned to receive messages from the first and second nodes A and
  B and to route messages to the fourth and fifth nodes D and H;

a plurality of interconnect structure output ports including an output port that is accessible from the third node [[C]] but not the fifth node [[H]];

a routing logic included within the interconnect structure to assure that when the first node [[A]] sends a first message [[MA]] to the third node [[C]] and concurrently the second node [[B]] sends a second message [[MB]] to the third node [[C]], then the third node [[C]] can route a first message [[MA]] through the fourth node [[D]] to a target interconnect structure output port for a first message [[MA]] and the third node [[C]] can route a second message [[MB]] through the fifth node [[H]] to a target interconnect structure output port for the second message [[MB]];

wherein at least one of the plurality of nodes is adapted to simultaneously receive a plurality of messages.

- 14. (Currently Amended) An interconnect structure in accordance with claim 13, wherein said routing logic assures that <u>a second</u> message [[MB]] is not blocked from the fifth node [[H]], and <u>a first</u> message [[MA]] is not blocked from the seventh node [[D]].
- 15. (Original) An interconnect structure in accordance with claim 14, wherein said routing logic is responsive to QOS criteria.
- 16. (Currently Amended) An interconnect structure comprising:

  a plurality of interconnected nodes including a <u>first</u> node [[C]] having <u>first</u>

  and second input ports I<sub>A</sub> and I<sub>B</sub> and <u>first and second</u> output ports O<sub>H</sub> and O<sub>D</sub>;
- all output ports accessible from <u>first input port</u> [[I<sub>A</sub>]] being accessible from output <u>the second output port</u> [[O<sub>D</sub>]];
- a plurality of output ports that are accessible from the second input port  $[[l_B]]$  but not from the first output port  $[[O_H]]$ ; and
- a routing logic included within the interconnect structure to assure that when a <u>second</u> message  $[[M_A]]$  arrives at <u>the first</u> input port  $[[I_A]]$  and simultaneously <u>the</u>

<u>first</u> [[a]] message [[M<sub>B</sub>]] arrives at <u>the second</u> input port [[l<sub>B</sub>]] there is a path through <u>the</u> second output port [[O<sub>D</sub>]] to a target destination for the <u>first</u> message [[M<sub>B</sub>]];

wherein at least one of the plurality of nodes is adapted to simultaneously receive a plurality of messages.

17. (Currently Amended) An interconnect structure for carrying message packets consisting of a header and a payload with header indicating a target output port comprising:

a plurality of interconnected nodes including a <u>first</u> node [[C]] having <u>first</u> and <u>second</u> input ports  $I_A$  and  $I_B$  and <u>first</u> and <u>second</u> output ports  $O_H$  and  $O_D$ ;

a plurality of output ports that are accessible from the first input port [[ $I_B$ ]] but not from the first output port [[ $O_H$ ]]; and

a routing logic included within the interconnect structure to assure that when a <u>first</u> message [[M<sub>A</sub>]] arrives at <u>the first</u> input port [[I<sub>A</sub>]] and simultaneously a <u>second</u> message [[M<sub>B</sub>]] arrives at <u>a second</u> input port [[I<sub>B</sub>]] there is a path through <u>the second</u> output port [[O<sub>D</sub>]] to a target destination for <u>the second</u> message [[M<sub>B</sub>]] and a path through <u>the first</u> output port [[O<sub>H</sub>]] to a target destination for <u>the second</u> message [[M<sub>B</sub>]].

- 18. (Currently Amended) An interconnect structure in accordance with claim 17, wherein said routing logic assumes that <u>a second</u> message [[MB]] is not blocked from using the first output port and <u>a first</u> message [[MA]] is not blocked from using the second output port.
  - 19. (New) An interconnect structure in accordance with Claim 1 wherein: a plurality of messages simultaneously enter a third node.
- 20. (New) An interconnect structure in accordance with Claim 19 wherein:
  one of the plurality of messages simultaneously entering the third node is
  sent to a fourth node on the same level as the third node and another of the multiple

messages simultaneously entering the third node is sent to a fifth node on a level below the third node.